



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/523,257	01/27/2005	Elstan Anthony Fernandez	INF 2002 P 05725 US	8306
48154	7590	06/03/2008		
SLATER & MATSIL LLP 17950 PRESTON ROAD SUITE 1000 DALLAS, TX 75252			EXAMINER TRAN, THANH Y	
			ART UNIT 2892	PAPER NUMBER
			MAIL DATE 06/03/2008	DELIVERY MODE PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/523,257	<b>Applicant(s)</b> FERNANDEZ, ELSTAN ANTHONY	
	<b>Examiner</b> THANH Y. TRAN	<b>Art Unit</b> 2892	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 17 April 2008.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-6,9,14-17,19-23,25 and 26 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 21 and 22 is/are allowed.
- 6) ☒ Claim(s) 1-2, 5-6, 9, 14-20, 23, 25-26 is/are rejected.
- 7) ☒ Claim(s) 3 and 4 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)          | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____  | 6) <input type="checkbox"/> Other: _____                          |

## DETAILED ACTION

### *Claim Rejections - 35 USC § 102*

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1, 9, 14, 20, 23 and 25 are rejected under 35 U.S.C. 102(e) as being anticipated by Huang et al (U.S. 2002/0175401).

As to claim 1, Huang et al discloses in figure 7 a semiconductor package including a substrate, an integrated circuit (64) mounted on the substrate, the integrated circuit including a plurality of IO pads (see conductive pads on top of 64); a heat conductive plate (“heat sink” 63) having a first portion including a central region interposed between the integrated circuit (64) and the substrate, the central region heat-conductively connected to the integrated circuit (64) and the heat conducting plate (63) having at least one second portion (631) extending laterally out from the central region between the integrated circuit (64) and the substrate, the heat conductive plate (63) being electrically isolated from the IO pads (see conductive pads on top of 64) of the integrated circuit (64); and a second integrated circuit (61) disposed between the plate (63) and the substrate, the second integrated circuit (61) including a plurality of IO pads (see conductive pads on top of 61), the plate (63) being in heat-conductive contact with the second integrated circuit (61) but being electrically isolated from the IO pads of the second integrated

Art Unit: 2892

circuit (61), whereby heat generated by the second integrated circuit (61) is conducted away from the second integrated circuit (61) by the plate (“heat sink” 63).

As to claim 9, Huang et al discloses in figure 7 a semiconductor package in which the second integrated circuit (61) is a flipchip.

As to claim 14, Huang et al discloses in figure 7 a packaged semiconductor device comprising: a substrate including a plurality of contact regions on an upper surface (a plurality of contact regions are contact regions of the substrate correspond to the wiring bonds of chips 64 and 61); a heat conductive plate (“heat sink” 63) mounted over the substrate, the heat conductive plate (63) comprising a central portion and a plurality of arms (631) extending outwardly from the central portion, one or more of the arms (631) extending laterally outwardly from a side surface of the central portion of the plate (63); an integrated circuit (64) having a bottom surface mounted over the central portion of the heat conductive plate (63); and a plurality of electrical connections (wiring bonds of chip 64) between an upper surface of the integrated circuit (64) and the contact regions of the substrate, the electrical connections (wiring bonds of chip 64) extending between adjacent ones of the arms of the heat conductive plate (63).

As to claim 20, Huang et al discloses in figure 7 a packaged semiconductor device, wherein the central portion of the heat conductive plate (63) is affixed to the integrated circuit (64) by heat-conductive glue (“molding resin” 26/66, figures 3 & 7) and wherein the central portion of the heat conductive plate (63) is affixed to the substrate by heat-conductive glue (66).

As to claims 23 and 25, Huang et al discloses in figure 7 a semiconductor package, wherein the plate (63) further comprises an attachment to attach to a heat dissipation device (die attach portion of chip 64).

***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Huang et al (U.S. 2002/0175401) in view of Ahn et al (U.S. 2002/0121680).

As to claim 2, Huang et al discloses in figure 7 a semiconductor package in which the integrated circuit (64/61) is encased in resin (26, figure 3)/(66, figure 7) (see paragraph [0030]), whereby heat generated in the integrated circuit (64/61) is conducted out of the resin (26, figure 3)/(66, figure 7).

Huang et al does not disclose the plate extending out of the resin.

Ahn et al discloses in figure 3b a semiconductor package comprising a plate (112, 110, 116a, 116b) extending out of the resin ("epoxy molding compound" 126). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the package of Huang et al by having a plate that extends out of the resin as taught by Ahn et al for strongly providing heat dissipation from the integrated circuits and/or providing an electrical connection to the substrate.

5. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Huang et al (U.S. 2002/0175401) in view of Ohsawa et al (U.S. 2002/0031862).

As to claim 6, Huang et al does not disclose the plate includes at least one portion of increased thickness laterally outward from the integrated circuit.

Ohsawa et al discloses in figures 2A-2D a semiconductor package comprising a plate (comprising elements 2 and 3) includes at least one portion (3) of increased thickness laterally outward from the integrated circuit (“LSI chip” 7). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the semiconductor package of Huang et al by having a plate that includes at least one portion of increased thickness laterally outward from the integrated circuit as taught by Ohsawa et al for supporting the semiconductor package when the semiconductor package is mounted a motherboard.

6. Claims 5 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Huang et al (U.S. 2002/0175401) in view of Joshi (U.S. 4,069,498).

As to claims 5 and 26, Huang et al does not disclose the plate is electrical grounded and electrically connected to at least one ground input of the integrated circuit.

Joshi discloses in column 1, lines 36-39 a heat plate is grounded (“ground potential”) and electrically connected to at least one ground input of the integrated circuit (“chip”). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the semiconductor package of Huang et al by having a heat plate is grounded and electrically connected to at least one ground input of the integrated circuit as taught by Joshi for providing a good heat mechanism or good electrical conductors, and enhancing the heat transfer from the chip (col. 1, lines 45-68 in Joshi)

7. Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Huang et al (U.S. 2002/0175401) in view of Papageorge et al (U.S. 5,438,224).

As to claim 19, Huang et al does not disclose a plurality of balls disposed on a lower surface of the substrate, each of the balls electrically coupled to a respective one of the contact regions.

Papageorge et al discloses in figure 1 a packaged semiconductor device comprising: a plurality of balls (“bumps” 159 disposed on a lower surface of the substrate (150), each of the balls (159) electrically coupled to a respective one of the contact regions (152). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Huang et al by having a plurality of balls disposed on a lower surface of the substrate, each of the balls electrically coupled to a respective one of the contact regions as taught by Papageorge et al for coupling the IC assembly or semiconductor package to circuitry of the external circuit board (see col. 5, lines 40-53 in Papageorge et al).

8. Claims 15-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Huang et al (U.S. 2002/0175401) in view of Araki et al (U.S. 6,828,661).

As to claims 15-17, Huang et al does not disclose the packaged semiconductor device, wherein the heat conductive plate further comprises a rim portion that surrounds the central portion and is thermally connected to the central portion by the plurality of arms, the heat conductive plate includes four diagonal arms, each diagonal arm extending outwardly from a corner of the central portion to the rim portion; and the heat conductive plate further includes

four lateral arms, each lateral arm extending outwardly from a side surface of the central portion of the plate to the rim portion.

Araki et al discloses in figure 2a a packaged semiconductor device, wherein the heat conductive plate (13) comprises a rim portion (13a) that surrounds the central portion (23b) and is thermally connected to the central portion (23b) by the plurality of arms (23c), the heat conductive plate (13) includes four diagonal arms (23c), each diagonal arm (23c) extending outwardly from a corner of the central portion (23b) to the rim portion (13a); and the heat conductive plate (13) further includes four lateral arms (23c), each lateral arm (23c) extending outwardly from a side surface of the central portion (23b) of the plate to the rim portion (13a). Therefore, it would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify the device of Huang et al by including a rim portion that surrounds the central portion as taught by Araki et al for providing a sufficient mechanical strength or reliability of the resin-sealed semiconductor device (see col. 7, lines 32-59 in Araki et al).

***Allowable Subject Matter***

9. Claims 3-4 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

10. Claims 21-22 are allowed.

The prior art of record and to the examiner's knowledge does not teach or render obvious, at least to the skilled artisan, the instant invention regarding a semiconductor package including a heat conductive plate interposed between the integrated circuits mounted on the substrate;



wherein heat conductive plate having arms extending laterally from a central region of the conductive plate with the openings between them, and wherein the integrated circuits are electrically isolated from the heat conductive plate and connected to the substrate by wire bonds in the openings, as recited in independent claim 21, and dependent claim 3. Claim 22 is dependent upon independent claim 21.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

### ***Response to Arguments***

11. Applicant's arguments with respect to claims 1-2, 5-6, 9, 14-17, and 19-20, 23, and 25-26 have been considered but are moot in view of the new ground(s) of rejection.

### ***Conclusion***

12. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

**Contact Information**

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thanh Y. Tran whose telephone number is (571) 272-2110. The examiner can normally be reached on M-F (9-6:30pm).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thao Le, can be reached on (571) 272-1708. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/T. Y. T./

Examiner, Art Unit 2892

Date: May 26th 2008

/Phuc T Dang/

Primary Examiner, Art Unit 2892

Application/Control Number: 10/523,257  
Art Unit: 2892

Page 10

Application/Control Number: 10/523,257  
Art Unit: 2892

Page 11